Modulation of conductance and superconductivity by top-gating in LaAlO 3 /SrTiO 3 We report the electrical top-gating of a 2-dimensional electron gas (2DEG) formed at the LaAlO 3 /SrTiO 3 interface, using electron-beam evaporated Au gate electrodes. In these structures, epitaxial LaAlO 3 films grown by pulsed laser deposition induce the 2DEGs at the interface to the SrTiO 3 substrate and simultaneously act as the gate dielectric. The structured top-gates enable a local tuning and complete on/off switching of the interface (super-)conductivity, while maintaining the usual, intrinsic characteristics for these LaAlO 3 Conducting interfaces between insulating complex oxides exhibit appealing properties, both from a fundamental as well as from an applied perspective. A prominent example is the 2-dimensional electron gas (2DEG) at the interface between SrTiO 3 (STO) and LaAlO 3 (LAO).
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Considerable low-temperature electron mobilities, 1,2 superconductivity, 3 and magnetic effects 4 have been reported, as well as a multiband/multiorbital character of the delocalized interface states (see, e.g., Ref. 5) and the coexistence of multiple electronic phases. [6] [7] [8] [9] These oxide interface systems show very good prospects for the realization of versatile and nano-scale 10 all-epitaxial devices, based on the electrostatic switching between different electronic/magnetic phases in transistor-like geometries.
Several groups (see, e.g., Refs. 11-14) have reported back-gating experiments, where gate voltages are applied to the backside of the STO substrate at a distance of several hundreds of micrometers to the 2DEG. In this configuration, in spite of the large dielectric constant of STO, high gate voltages of up to several hundreds of volts are usually required to achieve sizable effects, due to the relatively high carrier concentration of 10 13 -10 14 cm À2 at the LAO/STO interface. Nevertheless, such back-gating experiments allowed, for example, for a complete on/off switching of superconductivity in a superconducting field effect transistor (SuFET) configuration, 12 which has been a long-pursued goal. 15 An important next development is to achieve top-gating close to the 2DEG, in which charge modulation can be performed on a local scale and also with smaller gate voltages, allowing more versatility in the realization of functional devices. Moreover, top-gating and back-gating can be employed simultaneously, allowing a control of the global and local conductance properties independently.
F€ org et al. 16 realized all-oxide top-gated field-effect transistors using LAO/STO, and presented conductance modulation at temperatures from À100 C to 100 C. Their top-gates consisted of the high-T c superconductor YBa 2 Cu 3 O 7 , which already at zero gate voltage reduced the 2DEG carrier density reduction to about 10% of its usual values. While this facilitates a subsequent full depletion of the interface with relatively low gate voltages, which is technologically very interesting, it also implies that the top-gating configuration modified the basic characteristics of the 2DEG. In this letter, we describe top-gated structures using e-beam evaporated Au top-gate electrodes, which leaves the 2DEG properties unaffected. Local depletion of the 2DEG at room temperature and modulation of the superconducting properties at cryogenic temperatures are both achieved.
The top-gated LAO/STO devices were fabricated on SrTiO 3 (001)-oriented substrates, which were TiO 2 -terminated according to the procedure described in Ref. 17 . To isolate the measurement structures, a lift-off patterned amorphous LaAlO 3 (a-LAO) layer was used. 18 The a-LAO was deposited by pulsed laser deposition (PLD) from a single-crystalline LAO target at room temperature in an oxygen pressure of 2 Â 10 À3 millibars. Subsequently, crystalline LAO was PLD-deposited in an oxygen pressure of 2 Â 10 À3 millibars at 850 C. The growth of this layer was monitored by in situ reflection high-energy electron diffraction (RHEED). After deposition, the sample was cooled down to 600 C at deposition pressure. Subsequently, a post anneal of 1 h at 600 C at an oxygen pressure of 600 millibars was applied, followed by a cool down to room temperature at this pressure. This procedure renders the a-LAO/STO areas fully insulating, as intended. If no post anneal is applied, the room-temperature sheet resistivity of these areas is around 1 MX/square. With the post anneal, it is above the measurement limit of 50 GX/square. Ohmic contacts to the 2DEG were deposited by high-power sputtering of Ti/Au. As a final step, e-beam evaporation of 100 nm Au (without Ti) was used for the deposition of the top-gate, patterned by lift off. This deposition technique ensures a relatively soft landing of the Au atoms at the LAO surface (compared to sputtering), resulting in low leakage currents as shown below. We note that if instead sputtered Au gate electrodes were used, the gates were always leaky.
The 2DEGs were patterned in two different structures. Figure 1(a) shows a schematic of a cross-bar junction. First, a strip is structured in the LAO/STO 2DEG system. Crossing this, a Au bridge was fabricated, acting as the top-gate ( Fig.  1(b) ). probes V 1 and V 2 or between V 3 and V 4 (200 lm separation) and the gate-voltage V G was always applied with respect to ground. The total 2DEG area under the gate-electrode in this device was 5040 lm 2 . Various samples have been fabricated this way, showing comparable characteristics. In this letter, we focus on two devices grown in different deposition runs. The first is a cross-bar structure with a 2DEG width of 25 lm and a width of the Au top-gate of 20 lm. This sample, which we measured in detail at room temperature, comprised of 11 unit cells (u.c.) of LAO, which corresponds to 4.1 nm. The second is a Hall-bar structure, with dimensions as in Fig.  1(c) and containing 12 u.c. (4.5 nm) of LAO. This was investigated more extensively at low temperatures.
For both devices, first the gate current I G was investigated. Figure 2( Figure 2(b) shows I G (V G ) of the Hall-bar at 37 mK. The gate current for this rather large structure remained below 10 nA for gate voltages between À0.6 and þ1.7 V. It is noted that while one sees an increase in the gate current for negative gate voltages exceeding about À0.4 V, room temperature gate-voltages up to À200 V could be applied without a significant gate current. For V G ¼ À0.7 V, the 2DEG was found to be completely insulating. Conductance could then only be recovered when warming the devices up to about 160 K. This is a similar temperature as reported before needed to restore the initial cool down conductivity. 19, 20 Figure 3(a) shows I SD as a function of V G for several V SD -values measured at room temperature for the cross-bar junction on the 11 u.c. LAO sample. A gate voltage of À1 V is sufficient for this sample to locally deplete the conducting channel below the gold top-gate, pinching off the source-drain current to residual values < 1 nA. Figure 3(b) shows I SD (V SD ) curves for several gate voltages of the same junction.
To verify that the presence of the Au top-gates does not influence the total amount of charge carriers in the idle state, V G ¼ 0 V, Hall measurements were performed at 2 K in the Hall-bar structure. The Hall voltage was measured between contacts V 1 and V 3 . From the Hall signal (Fig. 4) , we calculate the carrier density n s , in a one-band approximation. This approximation is valid for these samples, as a linear fit is accurate to within 1%, except for V G ¼ À0.3 V. In that case weak quantum oscillation signals are visible when subtracting a linear background. These are interpreted as Shubnikov-de Haas oscillations and their apparent periodicity in 1/B, as shown in the lower right inset of Fig. 4 further supports a one-band approximation.
For V G ¼ 0 V, we find n s ¼ 1.9 Â 10 13 cm
À2
, which equals the typical values recorded for similar interfaces without the metallic top-gates. 21 From the slope of n s as a function of V G (Fig. 4, top left) , and assuming a simple parallel-platecapacitor model, the dielectric constant of the thin LAO layer is estimated to be around 7 at this measurement temperature of 2 K. This is lower than the reported bulk value of 25, which may partly be related to an underestimate of the capacitor thickness in the parallel plate model, due to the distance over which the 2DEG extends into the SrTiO 3 substrate. To investigate the superconducting properties, devices with Hall-bar structures were cooled down in a dilution refrigerator. No special cool down procedure was performed other than that all contacts were grounded until the measurement temperature of 37 mK was reached. In Fig. 5(a) we show I SD (V SD ) curves of a sample (width 20 lm, length 200 lm) with a 12 u.c. LAO layer thickness, for different V G -values ranging from À0.6 V to þ2.0 V in steps of 0.2 V. The sample shows superconductivity at this temperature. Increasing V G up to 1.4 V raises the critical current for superconductivity ( Fig. 5(a) ). At a gate voltage of þ1.5 V, the gate current rapidly increases and the associated energy dissipation suppresses the superconductivity in the LAO/STO interface. Upon applying a negative gate voltage, the critical current is gradually decreased.
In Fig. 5(b) , we show the resistance as a function of temperature for different V G at I SD ¼ 120 nA, measured at a second Hall-bar (width 15 lm, length 200 lm) on the same chip as the device discussed in Figs. 5(a) and 5(c). The figure shows a decreasing resistance and a higher critical temperature with increasing V G . Negative gate voltages have not been measured to avoid the system to reach the insulating state.
The resistance in the normal state (R N ) shown in Fig.  5 (c) has been measured at a temperature of 37 mK by applying a measurement current above the critical current. Upon increasing the gate voltage to above V G ¼ 1.5 V, R N appears to drop sharply. As at these gate-voltages the gate current becomes comparable with the source-drain current the measurement of R N is not reliable though. For negative gate voltages, R N rapidly increases, due to carrier localization in the 2DEG. The measured sheet resistivity at the superconducting to insulator transition is around 1600 X/square. Considering the fact that the top-gate extends 60 lm beyond the voltage probes on both sides, the top-gate covers in total 16 squares of 2DEG between the current contacts. Interestingly, the cross over from the conducting state to the insulating state then occurs at a resistance value for the 2DEG area underneath the top-gate that is close to the quantum resistance h/e 2 ¼ 25.8 kX. As mentioned, when the device is gated to above this resistance the system does not recover to a conducting state, but remains insulating when switching V g back to zero. Only by thermal cycling it can be converted back to a conducting state. This behavior has not been reported in back-gating experiments 12, 14 and could present a fundamental difference between top-and back-gating.
In summary, we have fabricated structured LAO/STO devices with metallic top-gates. Low leakage currents are obtained for the entire temperature range between 37 mK and 300 K, and in the idle state (V G ¼ 0 V) the characteristics of the 2DEGs resemble those of devices without top-gates. Both at room temperature and at cryogenic temperatures, the (super)conductivity can be completely suppressed, which gives tantalizing prospects for the creation of quantum/nanostructures in these correlated electron systems, analogous to those defined by gates in 2DEGs of semiconductor heterostructures.
Note added in proof: An analysis on similar effective dielectric constants of the LAO in top-gated LAO/STO structures was reported recently. 22 
